This letter proposes a novel sub-1 V voltage-current (V-I ) converter-based voltage-controlled oscillator (VCO) for the low-voltage phaselocked loop (PLL) of display driver integrated circuit. The proposed VCO improves on the state-of-the-art V-I converter-based VCO, which uses a firstorder current equation for the VCO, to achieve linear voltage-to-frequency gain of the VCO (K VCO ) over the full range of the control voltage, from the ground to the supply voltage in sub-1 V CMOS technology. To obtain a full supply transition output with high immunity to noise, the improved VCO is designed to control the gate voltage of a metal-oxide-semiconductor fieldeffect transistor (MOSFET), instead of the supply voltage of a ring oscillator without significant area overhead. As a result, the proposed VCO obtains a linear K VCO with a wider control voltage range than a conventional VCO when its tuning range is from 1.25 to 3.6 GHz in a 65 nm 1.0 V CMOS technology.
Introduction
To improve the resolution and reduce the cost of flat-panel displays, a highfrequency clock-embedded signal (CES) is used for high-speed data transmission between the timing controller and display driver integrated circuit (DDI) [1] . This clock-embedded interface commonly uses a voltage-controlled ring-oscillatorbased phase-locked loop (PLL) to produce multi-phase clocks for clock and data recovery (CDR) [2, 3] . The PLL must have a wide range of operating frequencies to support frame rates from 60 to 240 Hz in a display device. Further, the supply voltage (VDD) of the PLL must be decreased to reduce the power consumption [4, 5] . To facilitate these characteristics of the PLL, the voltage-controlled oscillator (VCO) must operate within a wide range of tuning frequencies and a narrow range of control voltages (V ctrl ). In other words, the VCO must have the following characteristics: a wide range of operating frequencies, linear voltage-to-frequency VCO gain (K VCO ) for a wide V ctrl range, low power consumption, a small area overhead, and high immunity to supply noise [6, 7] .
Many studies have achieved linear K VCO by regulating the supply voltage of the VCO to match V ctrl [6, 8] . However, they have a serious drawback: the amplitude of the output signals from the VCO is lowered at the operating frequency. Therefore, the VCO output cannot be adopted directly in a phase detector owing to the low voltage. A low-to-full (L-F) amplifier can be used to compensate the VCO output to restore the full supply voltage level, but this incurs significant area and power overheads, since the L-F amplifier must be applied to all of the multi-phase clocks from the VCO for CDR [9] . Therefore, a supply-power-regulated VCO is not applicable to the PLL in a display device.
To resolve this problem, state-of-the-art technology uses a voltage-current (V-I ) converter-based VCO instead of a supply-power-regulated one [10] . The V-I converter-based VCO obtains linear K VCO over a wide range of V ctrl and a full supply voltage output with a small area and low power consumption. However, the conventional V-I converter is also confronted with non-linear K VCO as the process technology scales down and the supply voltage decreases, e.g., from 180 nm 1.8 V to 65 nm 1.0 V.
In this letter, we propose a novel V-I converter-based VCO that improves over the conventional one by controlling the gate voltage of a metal-oxide-semiconductor field-effect transistor (MOSFET), instead of the supply voltage of a ring oscillator. The proposed VCO solves this problem of the conventional VCO by using only a small additional circuit, i.e., an amplifier. (1) to derive I vco from the V ctrl . The current flowing at NM1 is proportional to V ctrl ; thus, the output frequency of the VCO is also linearly dependent on the voltage. To minimize the supply voltage effect on the current at NM1, the PLL loop filter is connected to the supply voltage directly. The current of NM2 is mirrored by that of NM1. The current mirroring between NM1 and NM2 works well in a saturated region since channel length modulation is negligible. However, at a low V ctrl , the current of NM1 differs from that of NM2, since NM1 enters a triode region. This is because the current of a MOSFET in a triode region is highly dependent on both the gate-source (V GS ) and overdrive (V DS ) voltages. 
Fig . 2 describes the proposed V-I converter, which eliminates the non-linear region of the conventional V-I converter by attaching one more amplifier. Since the amplifier is used to remove the difference in V DS between NM3 and NM4, the current mirroring of NM3 and NM4 operates well over the full range from ground to VDD. In other words, the current of MN4 becomes similar to that of MN3, since both MN3 and MN4 have identical configurations, including their width, length, V GS , and V DS . Fig. 3 shows the simulation results for both the conventional and proposed V-I converters at 1.0 V VDD in Samsung's 65 nm process technology. As VDD is decreased to 1.0 V to reduce the power dissipation, the conventional converter develops non-linear K VCO characteristics over a wider range, i.e., more than 40% of VDD. Moreover, as the process technology scales down, the effect of channel length modulation becomes more significant, and this induces the non-linear characteristics in the conventional method. Therefore, we confirmed that the conventional V-I converter is not suitable for a low supply voltage and scaleddown process. Unlike the conventional converter, the proposed V-I converter has linear K VCO characteristics for NM4 at 1.0 V VDD in the 65 nm process.
Experiment results
A PLL with the proposed V-I converter-based VCO was fabricated in Samsung 65 nm 1.0 V CMOS technology. Fig. 4 depicts the layouts of the proposed VCO and PLL, which have active areas of 0.0066 and 0.113 mm 2 , respectively. Fig. 5 compares the outputs of the conventional and proposed V-I converterbased VCOs in the 65 nm 1.0 V CMOS technology. For the comparison, we used the simulated result for the conventional VCO and the actual measurements of the proposed VCO. The proposed VCO has a more linear K VCO curve and a smaller K VCO than the conventional VCO within the operating frequency tuning range from 1.25 to 3.6 GHz. This demonstrates that the proposed V-I converter-based VCO is superior to the conventional one in terms of linearity when a low supply power and fine process technology are adopted. Fig. 6 shows the measured jitter output of the PLL using the proposed V-I converter-based VCO at 1.8, 2.4, and 3.0 GHz. The PLL had an average peak-topeak (pk-pk) of 12.4 ps and average root mean square (rms) of 2.114 ps. This confirmed that the proposed PLL design produces low rms jitter within a wide tuning range for sub-1 V technology. 
Conclusion
The proposed V-I converter-based VCO had outstanding characteristics, with a wide frequency range, linear K VCO over almost the full range of the V ctrl in sub-1 V 65 nm CMOS technology. Further, the V-I converter is also suitable for the PLL of high-speed, low-power flat-panel display interfaces, because it obtains a linear K VCO and low rms jitter over a wide V ctrl range without significant area overhead caused by using an L-F amplifier. 
